Abstract-
I. INTRODUCTION

D
UE TO the simplicity in device preparation and excellent performance in electrical properties, polycrystalline silicon thin-film transistors (Poly-Si TFTs) have been studied and applied in many applications, such as active matrix liquid crystal displays [1] and memory devices [2] . Recently, poly-Si TFTs utilizing nanowire (NW) channel with multiplegate structures have been demonstrated to meet demands in both TFT performance and suppression of short channel effects encountered during scale-down [3] - [5] . Although gate controllability was enhanced through multiple-gate structures, defects at grain boundaries and dangling bonds in the poly-Si NW channel undermine the carrier mobility and the device switching speed [6] . Different techniques such as solid-phase crystallization (SPC) [7] , metal-induced-lateral crystallization [8] , and excimer laser annealing [9] have been proposed to increase the grain size so that trap-state density can be reduced. Plasma treatment has also been demonstrated to reduce the defect density [5] , [10] . In addition, reduction of defect density and improvement of gate controllability via scale-down of the poly-Si NW channel have been reported. Some studies have even demonstrated the scale-down of the poly-Si NW without using advanced lithographic tools and have obtained excellent device characteristics [11] - [14] . Poly-Si NW TFTs with small gate length (< 0.1 μm) and very thin dielectrics have also been proposed to improved transfer characteristics [15], [16] . However, short-channel effects (SCEs) like large leakage current and drain-induced barrier lowering (DIBL) have emerged as problems. Therefore, poly-Si TFT with the GAA structure still suffers from intrinsic defects in the polySi channel. In this letter, we present a novel modified sidewall spacer process to prepare poly-Si NW TFTs with a gateall-around (GAA) structure. The nanowire channel exhibits SCL structure after SPC process. Without any trap-reduced plasma treatment, the GAA SCL poly-Si NW TFTs possessing channels of high surface-to-volume ratio and a 0.25-μm gate length exhibited superior channel controllability and the ability to suppress SCEs.
II. DEVICE FABRICATION
The GAA SCL poly-Si NW TFTs were fabricated by a simplified top-down sidewall spacer technique, with the key process flow shown in Fig.1 . Wafers with 500-nm thick thermal oxide were grown as the starting substrate layer, and a 70-nm thick amorphous silicon (α-Si) layer was deposited using low pressure chemical vapor deposition (LPCVD) at 550°C [ Fig. 1(a) ]. Next, the α-Si layer was patterned into a mesa structure through optical lithography, which was followed by reactive ion etching (RIE). The α-Si layer was transformed into two parts; the thicker part served as a 0741-3106/$31.00 © 2013 IEEE dummy strip, and the thinner one served as device active layer [ Fig. 1(b) ]. A 60-nm thick tetraethylorthosilicate (TEOS) layer was deposited using LPCVD, and then etched through RIE, leaving TEOS spacers. Before NW formation, the source and drain (S/D) regions were defined through an I-line stepper [ Fig. 1(c) ]. Next, the α-Si layer was etched through highselective RIE, and the NWs were formed through TEOS hard masks [ Fig. 1(d) ]. After NWs formation, the TEOS hard masks were removed in 1:50 diluted HF solution. Next, the SPC was performed at 600°C for 24 h in nitrogen ambient to turn the α-Si into polycrystalline silicon. Then the NWs were released from the bottom thermal oxide during the RCA cleaning [ Fig. 1(e) ]. The TEOS oxide/ nitride/ TEOS oxide (O/N/O = 5 nm/ 8 nm/ 8 nm) gate dielectric stacks and a 200-nm in situ N + doped poly-Si film were placed surrounding NWs by using LPCVD conformal deposition. After the patterning of the poly-Si gate [ Fig. 1(f) ], the wafers were doped with phosphorus for the S/D at a dose of 5 × 10 15 cm −2 (10 keV) through self-aligned implantation to reduce the contact resistance and the series resistance of the S/D access regions. A 300-nm thick TEOS layer was deposited as the passivation layer using LPCVD. Then, samples were activated at 600°C for 8 h in nitrogen ambient. The contact holes were defined, and Al metallization was performed. Finally, the wafers were sintered at 450°C in a mixture of hydrogen (5%) and nitrogen (95%) ambient for 30 min. Despite the fact that the O/N/O gate stack undermines gate controllability, this poly-Si NW TFT device with surrounding ONO layers were prepared for potential memory applications. Fig. 2 presents the high-resolution TEM channel crosssection image of a GAA SCL poly-Si NW TFT. The NW channel is surrounded by ONO stacks (TEOS/nitride/TEOS = 5 nm/8 nm/8 nm) and a poly-Si gate with channel width ∼14 nm and thickness ∼28 nm. The upper inset is fast Fourier transform (FFT) patterns confirming that the zone axis of the Si NWs is the [110] direction. The FFT pattern also shows that the Si NWs are highly crystalline. The lower inset SEM image confirms that the gate length of GAA SCL poly-Si NW TFT is ∼0.25 μm. In the process flow, the TEOS oxide was used as a sidewall hard mask instead of traditional silicon nitride hard mask. Without using the time-consuming wet etching process to remove silicon nitride and the additional dummy layer material, GAA SCL poly-Si NWs can be prepared efficiently with an improved device yield. device (396 ± 57 mV/dec). Furthermore, the DIBL of the GAA SCL poly-Si NW and planar TFTs are 21 ± 13 mV/V and 237 ± 97 mV/V (extracted from V gs / V ds of V D = 0.1 and 1 V at I D = 10 −10 A), respectively. Furthermore, we suspect that large variations in both SS and DIBL could be further improved by increasing the grain size under the gate. The 0.25-μm planar device exhibits SCEs, including a large SS and a clear DIBL due to inferior gate controllability. However, the 0.25-μm GAA poly-Si NW TFT shows gateinduced leakage current (GIDL) in the OFF state as the result of stronger electric field between the gate and drain. The transfer characteristics of a 1-μm GAA poly-Si NW TFT are also shown in Fig. 3(a) . Despite the 1-μm device exhibiting a lower leakage current, the 0.25-μm device exhibits superior transfer characteristics owing to the short gate length and the reduction of grain boundaries under the gate area. We suspect that the gate length between 0.1 μm and 0.25 μm may be an appropriate length for further improvement of device characteristics. Fig. 3(b) presents a comparison of output characteristics between GAA SCL poly-Si NW and conventional planar TFTs. The proposed NW device exhibits a saturation current improvement of 223% at V G = 3 V and V D = 3.5 V (NW TFT ∼76 μA/μm over the planar device ∼34 μA/μm). Table I shows a performance summary for the recently reported poly-Si NW TFTs using the SPC technique [5] , [14] - [16] . Poly-Si NW TFTs with low SS and high ON/OFF current ratio were most usually subjected to NH 3 plasma treatment. In the absence of a lightly doped drain, devices with a gate length smaller than 0.1 μm usually suffered from SCEs. However, this GAA SCL poly-Si NW TFT with a 0.25-μm gate length and a very small NW channel (14 × 28 nm 2 ) exhibited single-crystal like electrical properties.
III. RESULTS AND DISCUSSION
IV. CONCLUSION
We characterized GAA SCL poly-Si NW TFTs prepared by a novel modified side-wall spacer technique. Without the need for plasma treatment, the GAA SCL poly-Si NW TFTs showed an excellent S.S. (90 ± 15 mV/dec), a very small DIBL (21 ± 13 mV/V), and a high ON/OFF current ratio ∼7 × 10 7 at a relatively low voltage condition (V G = 3 V and V D = 1 V), resulting from the very small channel and the reduction of grain boundaries and defects under the gate area.
